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1.1 Objective of Report 
This docwent cons i s t s  of two  voluives and i s  intended t o  serve as  a ,guideline 
f o r  t h e  e l e c t r i c a l  t e s t i n g  of h igh - r e l i ab i l i t y  Large S c d e  Integrated (LSI) 
bipo la r  a d  NOS Microcircuits .  The scope of t h i s  guideline includes the 
areas  of functional  and parametric e l e c t r i c a l  t e s t i n g  of LSI deviees, The 
user  of these  devices must gain as  much meaningful performance r e l i -  
a b i l i t y  data  on t he  device a s  p rac t icab le  p r io r  t o  systeo i n s t a l l a t i o n ,  
Since t h e  user w i l l  usual ly  only t e s t  t he  package device, he i s  PLmited, 
therefore ,  a s  t o  t h e  types of t e s t s  and t h e  extent  t o  which these  t e s t s  
can be performed on t h e  unit. A s  t h e  major mode of t e s t i n g  TLSI e i r c u l t s  
i s  pr imari ly  e l e c t r i c a l  i n  nature,  t h e  in te rpo la t ion  and ex t rapa ia t ioa  
of func t iona l  and parametric e l e c t r i c a l  t e s t  da ta  used t o  a s s i s t  t h e  
user  i n  t h e  evaluation of device performance degradation and la-tent  
f a i l u r e  mechmisns i s  very desi rable .  
This study has two o v e r a l l  object ives ,  F i r s t ,  t o  identif 'y Metal 
Oxide Senicon&i?ctor (BCIS) and Eipolar LSI e l e c t r i c a l  parameters and 
assess  t h e i r  usePdness  f o r  measuring func t iona l  performance it-cd t h e i r  
c apab i l i t y  t o  de tec t  m?chznisms of f a i l u r e  and performance degradation, 
Secondly, t h e  study w i l l  e s t ab l i sh  an LSI e l e c t r i c a l  t e s t  philosophy 
and t e s t i n g  t e chn iwes  f o r  MOS 2nd Bipolar LSI. 
1.2 Organization of Tasks 
I n  Volume I, a preliminary study on various contemporary LSI t e s t i n g  
techniques was conducted. techniques were categorized i n to  log ic  
type (combinatorial and sequent ia l ) ,  t : ~e s  of e l e c t r i c a l  t e s t i n g  
( func t iona l  and parametric) .  F i r s t ,  e l e c t r i c a l  parameters spec i f i ed  
on each type of LSI device were l i s t e d  a ~ d  t h e  p a r m e t e r s  specif ied by 
each manufacturer were tabulated.  A coaplete l i s t i n g  of 38 LSI 
manufacturers and users was then c o n ~ i l e d  and categorized and a 
questionnaire ou t l in ing  areas  of spec i f i c  i n t e r e s t  was wr i t t en  and 
forwarded. A s tudy was made of avai lable  d ~ t a ,  f a i l u r e  analysis  
repor ts ,  t echn ica l  journals, and in-house user  e q e r i e n c e  . A study 
was a l s o  made of avai lable  LSI t e s t  equipment. Tne e l e c t r i c a l  pa rme te r  
t e s t  philosophy included an evaluation of a l l  parameters specLfLed t o  
assess  how usefu l  each i s  i n  predic t ing t h e  performance and re i i8"b i l i ty  
of t h e  device. 
I n  Volume 11, spec i f i c  guidelines a re  developed for  h igh - r e l i ab i l i t y  
t e s t i n g  a t  t h e  wafer and package l e v e l s .  Hmctional and parametric 
t e s t i n g  i s  discussed and recommendations a r e  made f o r  810s and bipolar 
devices. Final ly ,  spec i f i ca t ions  fo r  an LSI t e s t  system a re  out l ined 
and a scope f o r  fu tu re  work i s  presented. 
2. ~nSFJFACTJRERS AND USERS OF IS1 MICROCIRCUITS 
The evolution of LSI  has resul ted i n  a pressing need for  a different  
approach t o  device design, tes t ing ,  and u t i l i za t ion .  me delineations 
t h a t  once separated ~"iiznldacturer and user are  no longer apparent. 
State-of -the-& LSI devices are  "systems on a chip" and, as a r e su l t ,  
device manufacturers cannot use discrete  device concepts when d e s i g n i ~ g  
IS1 c i r cu i t s .  Also, the users have had t o  apprise themselves of" device 
technology i n  order t o  make in t e l l igen t  tradeof f s when deciding what 
technology best s u i t s  t h e i r  system requirements. Unfortunately, neither 
user nor manufacturer ha-re f u l l y  appreciated the task of LSI 
t es t ing .  The device manufacturer, beset by low yields and a dynm;ie 
technology, i s  not eager t o  s t r e s s  h i s  devices too vigorously- from 
t he  i n i t i a l  wafer fabricat ion t o  the  f i n a l  packaging stage f o r  several 
reasoiis. Tor one, he cannot survive with too lev a y ie ld  and often 
f e e l s  t h a t  overly comprehensive t e s t ing  w i l l  destroy good devices with 
no tangible increase i n  r e l i a b i l i t y .  The manufacturer, therefore,  
w i l l  usually establ ish h i s  o m  general e l e c t r i c a l  t e s t  scheme as par t  
of device qual i f icat ion and ; . t i l l ,  h a ~ p i l y  or unhappily, t e s t  an~Lytl=ing 
e l se  the  user desires t o  evaluate, provided t h a t  the  user i s  pre- 
pared t o  pay f o r  such services,  The user i s  typica l ly  not famil iar  
enough with the  technology of h i s  device t o  be able t o  develop a 
meaningful, comprehensive, and ef f ic ien t  t e s t  scheme: usually, 
only recourse i s  t o  : c i t e  a "spec t o  protect." He develops such a 
r igorous t e s t  program t h a t  only a very few devices per  wafer 
c m  be qual i f ied .  The need for  an interxjretive apgroach t o  
t e s t i n g  i s ,  therefore,  qui te  a p p a e n t .  Withoui-l a properly defined 
t e s t  in te r face  between vendor and custoner, over tes t ing and high 
cos t  inev i tab ly  r e s u l t .  
I n  t h i s  study, many manufacturers and users  o f  LSI were v i s i t e d  f o r  
t h e  purpose of discussing t h i s  t e s t i n g  i n t e r f s ce .  The p ro l i f e r a -  
t i o n  of companies, products, 2.nd process t e c b i q u e s  provided 
a broad information base. Tzble 2-1 l i s t s  severa l  manufacturers and 
users  with b r i e f  descr ip t ioas  of t h e i r  product a c t i v i t y  and t e s t  
capability. A l i s t  of addresses f o r  these  c o ~ p m i e s  i s  included i n  
Appendix B. Figures 2-1 through 2-6 p ic tu re  various FIOS and Bipolar 
IS1 devices which include Read only Memories, Random Access Memories, 







TPJ3LE 2-1 Manufacturers a id  Users of IS1 f4icrocircuits  
COIP~Wi PRODUCT 
h e r i c m  Microsystems !.!9S 
Autonetics MOS - S h i f t  r e g i s t e r s  
and memories. 
Be l l  Telephone R e l i a b i l i t y  s tud ies  
of in tegra ted  c i r c u i t s  
& MSI devices. 
Boeing Space Center Monolithic & Sybrid. ZEI 
(in-house & outside use)  
Col l ins  Radio NOS 
Conputer Microtech - 
nology 
Bipolar & 140s 
Bipolar & IfIOS 






IBM Computer Systems 
3ipola.r & MOS 
fabr ica t ion  consul- 
CAD ( ICE:W? ) 
I n t e l  Bipolar and $133 
Memories (Schottky 
LSI EST CAP-fiBTLPTSI 
Redeor PM'T I&II 
Test Systems 
Teradyne J259 
T?$A t e s t e r  
Fa i rch i ld  Sentry 400 
Fa i rch i ld  Sentz-y 400 
Coll ins DPI System 
Datatron Tester  
Teradyne 3283 
Fai rch i ld  Test Systems 
( 5000, Sen-Lr.7 Y 1109) 
--- 
Spwtan  770 
----- 
I n  -house -built test 
systems (ufilizing 
D J C  FDP-8 & PDP-9 
ccaputers ) 
--- 
- - k-cney~el-ll s~pplies "test 
sir?-ulation graded c u d  
deck t o   fendor or 
- 
Teradyne J259 (DC) 
L S I  Tester  
Rorth American Tester  
In-house Tester  
- 




Bipolar  & MOS LSI 
F a i r c h i l d  Sentry LOO 
r i d  & Monolithic LSI North America2 Tester 
-house -bui l t  
LSI F2ibrid c i r c u i t s  for 
TABLE 2-1 Manufacturers and Users or" LSI bEcrocircuits  ( ~ o n t  Id) 
Vmadyne MO S Macrodat a TiiD200 
1 -- I Computer Systems Testing of indiv:ic?ua?- parameters, 
X i n t  e l  LSI Tester f a b r i -  Xin te l  - Speetrun 1 
cat ion M o ~ / ~ i ~ o l a j r  t e s t s r  
3. LSI TEST SYSTDB A ?  SPECIFICATIONS 
3.1 LSI Test Systems - Introduction 
Quite of'ten, the e l ec t r i ca l  t e s t  phi1oso;phies of manufacturer and user 
a re  governed by the type of t e s t  equipment available rather  than by t h e  
actual  t e s t  requirements. Sne of the  main reasons for  t h i s  i s  the high 
cost of LSI t e s t e r s  and the  f ac t  t ha t  a change over t o  a new t e s t  systelri 
i s  expensive. Another reason for  manufacturers basing t h e i r  t e s t  philoso2hy 
on t h e i r  present equ ipen t  i s  tha t  many new t e s t  systems with i.?n~ressive 
specifications on t e s t  capabi l i t ies  are s t i l l  untried. Also, the dynmics 
of LSI state-of-the-art technology are such tha t  package configuration, 
pin count, wafer size,  e l ec t r i ca l  parameters, device c i rcu i t ry ,  and the 
l i k e  a re  continually changing, ortentimes causing the  modification of 
expensive t e s t  systems with the inevitable hesitancy on the  part  of 
prospective t e s t  equipent  buyers t o  buy new t e s t  systems. A s  a r e su l t ,  
many manufacturers md  users have gone the route of building t h e i r  own 
t e s t  systems for  in-house use o ~ l y .  While t h i s  requires a large i n i t i a l  
investment, it can allow the  manufacturer t o  keep h i s  t e s t  equipment 
capabi l i t ies  abreast of the LSI state-of-the-art  by ar~t ic ipa t ing  changes 
i n  h i s  product i n  the i n i t i a l  t e s t  equ ipen t  design. Tnis a lso paves t h e  
way fo r  a possible new product l i n e  for  the manufacturer should he f e e l  
t h a t  h i s  newly-created t e s t  system can be competitively marketed. 
3.2 IS1 Test System Specif icat ions  
A l l  of t h e  LSI t e s t e r s  described i n  t h i s  sect ion have cayab i l i t i e s  %or 
t h e  funct ional  t e s t i n g  of LSI devices. I.Im-y haxe parametric t e s t  capabi2i t ies  
i n  varying degrees. They are  described i n  terms of t h e  c i r c u i t  ty-pe(s) 
t e s t ed ,  computer model and t e s t  software =d p in  count, along with data 
r a t e  spec i f i ca t ions  (including maximum %idling reso lu t ion)  and t h e  number. 
of  parametric t e s t s  performed per second i n  Table 3-1. Figures 3-1 through 
3-5 p i c tu r e  s ta te-of- the-ar t  b:OS and Bipolw IdjI t e s t  systems. 
Two methods of funct ional  t e s t  pa t te rn  storage a re  i l l u s t r a t e d  i n  t h e  
system diagrams of Figures 3-6 and 3-7. The system sho~m i n  Figure 3-6 
employs s h i f t  r e g i s t e r s  fo r  pa t te rn  s t o r ~ e .  !This technique allows t h e  
capab i l i t y  of synthesizing extremely l o ~ g  t e s t  pa t t e rn  word lengths  
through t h e  aegis  of s h i f t  r e g i s t e r  chaining. The system shown i n  Zigure 
3-7 employs random access techniques Iihich allow t h e  se lec t ion  of spee i f i c  
segments of fuactional t e s t  pa t te rns  i n  storage a t  very high speeds, 
A self-generating pa t te rn  system i s  shoTm i n  Figure 3-8. This technique, 
irno~in a s  feedback sequence t e s t i n g  trhic?~ ccnpa-es s e l f - g e ~ e r a t e d  log ic  
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4. TEST PHILOSOPEFIES FOX X I  I ) F J ' I C S  
Introduction 
and parametric t e s t ing  c o n p i s e  the two general areas of  LXI: 
t es t ing .  These areas are W h e r  divided in to  order ayld package l e v e l  
tes t ing ,  temperature tes t ing ,  and h igbmd low-speed tes t ing .  IS1 elec-  
t r i c a l  t e s t ing  i s  a par t icu lar ly  problem-ridden area due t o  high chip 
complexities, l imited in terna l  chip access, a pro l i fe ra t ion  of custom. l o g i c ,  
mixtures of sequential and combinatorial logic,  t he  continual evolution of pew 
technologies (CMOS, MOS, threshold lowering, B-channel 2~10~) , and Izck o f  
uniformity throughout the industry i n  t e s t ing  of G I  devices. 
Wafer-level t e s t ing  can involve severe hzzldlirg problems and, i n  fact, 
t h i s  i s  where a significant amount of i n f m t  a t t r i t i o n  occurs. However, 
t e s t ing  a t  t h i s  l e v e l  i s  very importand, s k z e  orze wo7dd rather  disco?re?- 
device defects and process problems 8% t h i s  l e v e l  ra ther  than a t  f i n a l  
assembly af'ter s ignif icant  monetary value has been added t o  the  deviee 
and several l o t s  have been processed. Process monitoring of t'he wafer 
should include key parane-lers such as r e s f s t i r i t j i ~  oxide thickness (MOS) 
metalization, thresholds, leakage, and bre&do:n. Capacitance -Voltz~.;e ( CV) 
var ia t ion  plot ted over tem>erature i s  a l so  help1111 i n  process monitoring. 
Desirable as it would be, t i g h t  process control and/or intensive visual 
inspection are not subst i tutes  f o r  electrical tes t ing .  
4.2 hknctional Testing 
Functional t e s t ing  of LSI micrccireuits comprises the  generation of 
specif ic  t e s t  pat terns  ?fnich, when a;pplied t o  the input tenninal.s, ~f~ll  
yie ld  infomation indicating the presence o r  absence of f a u l t s  i n  the 
device. These t e s t s  routines are generally c1assif:ed as e i the r  f a u l t  
diagnosis o r  f a u l t  detection routines. Fault diagnosis includes the lo -  
cation and deternination of the f au l t ,  while f a u l t  detection i s ,  ir?. general, 
the ver i f ica t ion  of the 300lean response of the device. Assumptions 
usually olade i n  fhctiona2. t e s t ing  include the follo~ring: 
s Faults can o- occur one a t  a time 
Faults are s t a t i c ,  not intermit tent  ( i . e . ,  stuck a t  1, o r  stuck 
a t  0 )  
e Logic i s  non-redmdant 
Functional t e s t ing  i s  also categorized according t o  the type of l o g i c  
t o  be tes ted .  The logic  t m e  i s  e i the r  combinational o r  sequential, 
Combinational logic n e t ~ ~ o r k s  respond t o  each input pat tern independently 
of the  previous input. Sequential logic  networks respond eccording t o  
t h e i r  present s t a t e  and the incoming input pattern.  As a r e su l t ,  sequen- 
tial logic  t e s t i n g  i s  nore cmplicated than combination t e s t ing .  Xequen- 
tial t e s t  routines, hoxever, often include a capabi l i ty  fo r  teszing 
combinational logic.* 
It i s  wel l  barn tha t  the application of a l l  possible conbinations of 
input pat terns  t o  a device f o r  P ~ i c t b o n a l  test , ing i s  not a t  all practical, 
par t icu lar ly  with complex de-vices. Additionally, i n  as much as most LSi 
microcircuits are usuaily pin-limited, it i s  after impractical i f  not ofken 
impossible t o  provide suff ic ient  external  t e s t  point f o r  monitoring the  
perfornmce of illr:e:~-d c i r cu i t  elenent s . The s i n g l a r  prohibitive f actor 
+Developnent s i n  L. S , I. - Motorola Semiconductors, Inc. 
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i n  t h i s  exhaustive t e s t ing  concept i s  the.  A s  a r e su l t ,  algorithms 
have been developed outlining more el"fi-cient t e s t  approaches tha t  w i l l  
suff ic ient ly  exercise a device. Section 9.2 (T~olume 11) discusses several of  these 
algorithms. In  the area of LSI tes t ing,  t h i s  lends i t s e l f  t o  more than one 
discipline of thought. One t e s t ing  philosophy d ic ta tes  tha t  a l l  gates 
s h a l l  be exercised a t  l e a s t  once, while another approach i s  t o  exercise 
most of the  gates several times. I n  the l a t t e r  technique, a grading 
system is  used t o  grade each t e s t  sequence according t o  how many gates 
were exercised. Testing sequences cen be combinations of al l  1 ' s  follo%~ed 
by a l l  0 ' s  o r  a l ternate  1 ' s  and 0 ' s  (checker board array)  o r  some other 
var iat ion of binary elements. 
In  f'unctional tes t ing ,  it i s  desirable t o  have a t e s t  system tha t  permits 
a variable allocation of input and output pins and which also possesses 
the capabi l i ty  of changing all inputs z t  once. This allows t e s t ing  
f l e x i b i l i t y  from device t o  device a d  p e ~ i t s  t e s t ing  of various I/O pin 
configurations with maximat binary exercising. 
The length and configuration of data pat terns  depends on the type of device 
t o  be tested.  I n  general, the various L S I  devices f a l l  under the c l a s s i -  
f icat ions of Random Access Memory (RJ:~), Read Crly Memory (ROM), Shif t  
Registers, and Logic Arrays . 
N RCMS require a pat tern depth of 2 , as  a minimm, where N i s  the number o f  
address l ines .  RAMS require relat ively long, yet  simple data patterns 
(e .g., wri te  l ' s ,  write O ' s ,  wri te  checker3oerd) and it may be desirable 
t o  use se l f -generat ing pa t t e rn  techniques t o  produce t he  l a rge  words 
required, The t e s t i q  of  S h i f t  Eegis ters  requires  propagating a l og i c  1 
through a l l  exis t ix ;  log ic  0 stages and v ice  versa.  Random log ic  arrays  
require the  generation of  spec ia l  c m ~ l e x  pa t te rns .  
4.3 Parametric Testing - DC and AC 
E l e c t r i c a l  parameter t e s t i n g  of  LSI  devices f a l l  i n t o  two general  ca tegor ies :  
E o r  s t a t i c  parameter measurerzents, and AC o r  switching cha rac t e r i s t i c  
measurements. P a r m e t r i c  t e s t s  r e l a t e  d i r e c t l y  t o  process ve r i f i c a t i on  and 
a s  a r e s u l t  a re  a nandatoxy p a r t  o f  LSI device t e s t i ng .  Test tkne f o r  
individual  partmeters i s  much longer than  f'unctional t e s t  time, This i s  
due t o  t he  se tup t i n e  required f o r  each parameter along with  proper se- 
quencing of c u r ~ n t  and voltage measurements . 
Measurement of device parameters at temperature extremes i s  a s i gn i f i c ea t  
problem pa r t i cu l a r l y  f o r  switching-time type measurements where t e s t  f i x -  
t u r i ng  d i f f i c u l t i e s  cm c o ~ ~ ? p ~ m d  t h e  problem of temperature t e s t i ng .  
Evaluation of  the  kztperature p e r f o n ~ ~ c e  of  a device should thereforti be 
accomplished a s  e f f i c i e n t l y  as  poss ible ,  measuring only those parameters 
which y i e l d  significant temperature response in fomat ion .  Column C of  t h e  
Tables i n  Section 6 show the  r e l a t i v e  temperature s e n s i t i v i t y  of  I4CS and 
Bipolar device p a r m e t e r s  f o r  several  types  of devices. 
Some u s e m  parametric information may be derived through exhaustive worst-ease 
f'unctional t e s t i n g  :rhere Tunctional t e s t  pa t te rns  a r e  applied t o  t h e  device 
under t e s t  ( F I T )  f o r  various worst-case input o r  supply conditions. : 'erifieation 
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of e l e c t r i c a l  pamete rs  5s in fe r red  by t h e  r ea l i z a t i on  of a correct  outpu-b 
tin 
sequence fo r  a l l  worst case s i - l u ~ t i o n s .  The ~ u n c t i o n a l "  parmeAir ic  t e s t i n g  
i s  f a s t e r  of course, since m e a ~ ~ e m e c t  time i s  eliminated. 
The extent  of AC t e s t i n g  should be re l&ed  t o  t he  intended u l t i l i z a t i o n  
of t h e  device. Switching cha rac t e r i s t i c s  of devices should be verif ie6.  
at a s  close t o  t h e  designed operating speed a s  pract icable .  Characteriza- 
t i o n  of c i r c u i t  parameters i s ,  a t  b e s t ,  a compromise o f  proper t e s t i n g  
procedures. For v e r j  h igh - r e i i zb i l i t y  zipplications, ne i t he r  b ipo la r  nor 
MOS LSI processesing technolo,gy i s  control led s u f f i c i e n t l y  t o  allow ambient 
temperature character izzt ion of DC pa rme te r s  o r  low speed character izet ion 
of dynamic parameters t o  preclude ac tua l  t e s t i n g  o f  t h e  device under 
temperature o r  speed extremes. 
TEST - DESIGN AND APPLICATION 
The technique of employing t e s t  vehicles ( t e s t  elements) on the  wafer 
allows the ver i f ica t ion  of process control a t  the  wafer leve l .  Tine ",st 
vehicle can e i the r  be a par t  of the device mask o r  a separate mask e2~oseci. 
a t  specified locations on the wafer. The makeup of the t e s t  vehiele mzy 
range from a siJnple t r ans i s to r  t o  an en t i r e  c i r c u i t .  Figure 5-1 shoxhrs an 
example of a t e s t  vehicle developed f o r  process evaluation of custos~i 140s 
LSI devices. The device consists of a dual 32-bit s h i f t  reg is te r ,  a ca- 
pacitor,  gate- and field-oxide t r ans i s to r s ,  a.nd a res i s tor .  O n e  shift  
r eg i s t e r  ( Figure 5-2) i s  designed with state-of the-art topology (i , e ,  , 
design ru les  of the manufactu-rer of t h i s  device) while the  other i s  d e -  
signed with " t ight"  topology. The 0.2 m i l  wide p-diffused r e s t s to r  i s  
used t o  t e s t  sheet r e s i s t i v i t y  with nominal readings between 2500 ohms 
t o  4500 ohms. The discrete  t r ans i s to r s  a .110~ t e s t ing  of i n d i v i d u e  MOS 
device parameters. Typical parameters measured are shown i n  Table 5-1, 






Sheet Resis t ivi ty  2500 t o  4500 ohms 
Oxide Rupture Volt age 
32 
Another t e s t  vehicle device developed f o r  9rocess monitoring and re]-iabiii ty 
t e s t ing  i s  shown p ic to r i a l ly  i n  Figures 5-3 and 5-4 and schematically i n  
Figure 5-5. This t e s t  vehicle contains: 
o A discrete  inverter  and MOS load device t o  allow pollier. ltfe t e s t i y ? ~  
i n  the  ON condition. Resultant data will define expected drir"c 
i 
within arrays. 
A p-n junction covered by an MOS capacitor, used t o  monitor 
oxide s t a b i l i t y  which indicates the  presence of ionic con2~aainants, 
e A p-n junction ident ica l  t o  the one covered by an 140s capacitor 
for  correlat ion of drif%. 
(b A metal s t r ipe  of minimum design width crossing etched cutouts 
allows l i f e  t e s t ing  with acceleration of metal separation i n  the 
presence of moisture o r  other contaminants. 
o A ser ies  of metal s t r ipes  crossing a deeply etched area which 
permit checks t o  be made on metal qual i ty .  These s t r ipes  are 
destructed by bum out; a d is t r ibut ion  p lo t  i s  derived t o  pjro- 
vide a quantative measurement of quality." 
i 
The devices are tes ted  on the wafer irmediately af'ter f i n a l  metall ization 
and are  then packaged i n  a TO-5 configuration far l i f e  t e s t ing ,  Typical 
measurements a re  given i n  Table 5-2. They can a lso  be mounted i n  other 
types of packages t o  study the overal l  degradation charac ter i s t ics  of a 
par t icu lar  chip -package comb ina t  ion. 
+EvdLuation of A.M.I. D Process Pel-Chips - AMI, June, 1970. 
TABLE 5-2, Parameters Measured on Test Vehicle (AMI) 
Load Device Threshold 
Volt age 












Iil-~e r t e r  3r"; 
Resistance 





Biased Gate Modulated 
Diode Capacitance 
2v min, 8v max. 
10v min. , 30v max. 
40v min . , 80v max, 
40v min . , 80v ma. 
80v min. 







It should be noted t h a t  t h e  v a l i d i t y  of t h e  t e s t  vehic le  concept i s  based 
on t h e  assumption t h a t  an individual  chip on a wafer i s  a reasona,ble fac-  
s imile  of o ther  chips i n  t h e  immediate area.  Typical d i s t r i bu t i ons  of 
t e s t  vehic les  on a production wafer a r e  shown i n  Figure 5-6. 
Various schools of thought about t h e  d i s t r i bu t i on  of wafer defects  gen- 
e r a l l y  agree t h a t  de fec t s  a r e  not randomly d i s t r ibu ted  but clustered.  
This i s  i l l u s t r a t e d  i n  Figure 5-7 where t h e  graph shows t h a t  y i e ld  f a l l s  
o f f  at a l e s s  than exponential r a t e  with increas ing ac t i ve  area,* Test 
vehicles,  therefore,  can general ly  serve as valuable checkpoints during 
processing and allow a f a i r l y  rapid assessment of t h e  e n t i r e  wafer. 
Proposed t e s t  vehic le  models must guarantee t h e  manufacturer t h e  option 
of assess ing t h e  design and funct ional  cha rac t e r i s t i c s  of a pa r t i cu l a r  
device regardless  of funct ional  and/or physical  com~lex i ty .  ?"ne weighting 
values assigned t o  t h e  da t a  derived from t e s t  vehic les  conceived i n  ibis 
manner w i l l  enhance t h e  v a l i d i t y  of r e l i a b i l i t y  predic t ions .  








6 .  EYALUATION OF LSI ELECTRICAL PARAMETERS 
6.1 Introduction 
The t a s k  of evaluat inz  individual  LSI e l e c t r i c a l  parameter; was initiated 
by f i r s t  se le- t ing four standard IS1 device types:  S t a t i c  S i i f t  Be;isters,  
Dynamic Shif t  Registers,  R3ad-Only Memories (ROM's) and Random 4ccess 
Memories ( R A M ' S ) .  Parameters associated with each type of device for b o t h  
MOS and Bipolar technologies were then compiled i n  t abu l a r  form and each 
parameter was evaluated according t o  i t s  effect iveness  i n  each o f  the  
following th ree  areas  : 
s Functional Performance Indicator  
e Performance o r  Latent Fai lure  Ind ica tor  
e Temperature Performance Indicator  
Each parameter was evaluated i n  accordance with these  
c r i t e r i a  using t he  following quan t i t a t ive  scale  del ineat ing t h e  degree of  
significance of each pwameter: 
5 Extremely S i g n i f i c a ~ t  
4 Very Signif icant  
3 Signif icant  
2 Moderately Signif icant  
1 Not Very Signif icant  
0 Ins ign i f ican t  
Parameter evaluation shects  from over 2 5  manufacturers and users  were 
then  s t a t i s t i c a l l y  a-~eraged and compiled. The r e su l t i ng  composite ratings 
give a comparative overview of t he  r e l a t i v e  importance of indi7ri-dud 
e l e c t r i c a l  parameters i n  these  i nd i ca to r  categories.  Within any 
one device category, the  numerical. r a t i ngs  are  inversely  r e l a t ed  t o  the  
s igni f icance  of each parameter, e.g., 1 = Llost S ign i f i can t ,  2 = Less 
Signif icant  . . . . 50 = Least S ign i f i can t ,  e t c .  More than one para- 
meter  may have t h e  same numerical r a t i n g  wi th in  a given funct ional ,  
l a t e n t  f a i l u r e ,  o r  temgerature performance i n d i c a t o r  column ( i - e . ,  
some s t a t i s t i c a l  averages were coincident) .  
. . 
6.2 MOS LSI Devices 
6.2.1 MOS Static Shift Registers 
6.2.1 NOS Static S h i f t  Registers  ( ~ o n t i n u e d )  




















Total  Consumption-static, 
quiscent  
Set  -up Time, 
Address and Chip Se lec t  
Data 
6.2.3 MOS Random Access 14emories 

6.3 Bipolar LSI Devices 5 0 
6.3.1 Bipolar S ta t ic  S h i f t  Registers 
6.3.2 Bipolar Random Access Memories 
Address Le &age Current 
Address Load Current 
Chip Select  C l a m . .  Voltage 
Chip Select  Leakage Current 
Chip Select  Load Current 
Data Clamp Voltage 
Data Leakage Current 
Data Load Current 
Write Clamp Voltage 
Re cove ry Time 
Voltage -low, log ic  zero 
Pulse Width 
Recovery Time 
6.3.3 Bipolar Read Only Memories 
LSI TECHNOLOGY- DEFINITIOIJS . 
The t e r n  LSI ( ~ a r g e  Scale Integration) commonly refers  t o  a 
technolow which permits the integrat ion of a large (more precisely 
over 100 equivalent gates) number of e lectronic  devices, sv.eb as diodes 
and t r ans i s to r s  in to  one single functional package such a s  a shi f t  regisrer ,  
multiplexer, decoder, counter e tc .  , bii.ilt normally on and within a. 
single semiconductor chip or wafer.* 
I n  addition t o  characterizing LSI and MSI microcircuits by t h e i r  
complexity, they can also be characterized by the technology o r  
device structure ( ~ i p o l a r  vs MOS) and by the interconnection teeha5qu.e 
(discretionary wiring vs fixed wiring approaches) . The fol1ow.in-g ere 
some basic definit.ions i n  LSI  technology. 
Complimentary NOS (~140~)-Devices made with MOS technology with both 
P- and N-channel devices on a chip:the c i r c u i t s  dissipate pc~wer only 
during a change of s t a t e .  The instant  of change i s  the only- time 
t h a t  s ignif icant  current I'lows and t h i s  current can be kept e x t r e m e  
low, on the order of a few microamperes. Along with low power eon- 
sumption, CMOS also of fers  greater  speed than conventional :?;OX c i r cu i t ry ,  
- CMOS also has good noise -immunity charac ter i s t ics  and a strong irsen- 
s i t i v i t y  t o  supply voltage variations.  Tiio ex t ra  masking s-teps are 
*Some IS1 microcircuits may be comprised of several LSI microeirecits 
of l e s se r  complexity, which, i n  combination with some discrete 
components and an interconnecting film network, form a fimctional 
package. However the term "Hybrid LSI" would be more appropriate 
i n  t h i s  case. 
Complimentary lv1OS (~140~)-(Continued) 
required i n  CMOS fabrication: one s tep t o  add the N channel t rans is -  
t o r s  and another t o  e l ec t r i ca l ly  i so la t e  them from the P channel 
devices. Contamination precautions must be more elaborate wiJcki CTllOX 
because of the high sens i t iv i ty  of N charnel t r ans i s to r s  t o  contamina- 
t ion .  
Discretionary Wiring-A technique which permits the  select ive 
interconnection of good c e l l s  on the  chip, by-passing the  defective 
un i t s  -the layout f o r  such interconnection paths i s  generally computer 
programmed and generated. Each c e l l  i s  a complete basic circ'acJit ( a  
"building block") with pads fo r  preliminary probing. This means 
t h a t  there i s  no e f f i c i en t  usage of potential* good s i l icon  mater ial ,  
On the other hand since the interconnection patterns are only required 
t o  connect the large probe pads, it i s  not necessaq  t o  have high 
resolution masks. To sirnplim routing the  interconnections, two addi- 
t i o n a l  levels  of metalization are required. The discretionary wiring 
approach i s  capable of producing a wide variety of mctions within a 
short  time a t  low design but re la t ive ly  higher manufacturing C O S ~ S .  
Field Shield- Self aligning passivated MOS process a l lo~j ing  bipolar  
speed compatible IT-channel devices-veW low threshold and ex-bremely 
high f i e l d  inversion voltages also resu l t .  
Fixed Wiring- (Or the Chip  roach) - A technique whereby ident ica l  
chips are used across the wafer, each chip with complete ident ica l  
interconnection patterns regardless of fault location-since there 
are no probing pads provi2ed for  each c e l l ,  a higher c i r cu i t  density 
Fixed Wiring- (continued) 
(and hence a more e f f i c i e n t  u t i l i z a t i o n  of s i l i c o n  wafer) can be 
achieved. Test pads a r e  provided only f o r  input-output access t o  t he  
c i r c u i t s :  the re fore  t he  c i r c u i t s  cannot be read i ly  t e s t e d  ~atil fab- 
r i c a t i o n  has been completed. The f ixed wiring approach requires  
g rea te r  design time and cost  and much higher resolut ion maslis, but 
i s  capable of producing quan t i t i e s  of components r e l a t i v e l y  inexpen- 
s ively .  
Between discre t ionary and f ixed wiring approaches, t he r e  a re  various 
compromises which tend t o  optimize t h e  manufacturing cost  of  c i r c u i t s  
f o r  a p a r t i c u l a r  application.  The following are  same es tabl ished t e : r s  s 
Ion I m p l a n t a t i o n A  method of doping semiconductors using a, high 
energy- (85-30~ KEV) accelera tor  t o  drive the dopants i n t o  t h e  bulk 
silicon-using a focusing mechanism t h e  accelera tor  s e l e c t s  by mass 
the dopant t o  be used emanating from an Ion source such as  boron 
t r i c h l o r i d e  o r  bcron trif1uori.de . Ion implantation i s  a f a s t e r  pro- 
cess  than d i f f i s i o n  and can be done a t  room temperature. It Lotrers 
device capacitances allowing higher operating speeds. I n  aSdltion, 
Ion implantation lowers and can prec i se ly  control  device thresholds 
-- 
while del iver ing a high r a t i o  of f i e l d  oxide t o  device threshold,  
Micromatrix-(Per Fairchild Semi-Conductor ~ o ~ o r a t i o n )  
Using standard c e l l u l a r  arrays,  complete, except f o r  metalization 
interconnections-each a r ray  consis ts  of a predetermined matrix 
of component pa t te rn  c e l l s  which may be interconnected t o  foxn 
the  required customer c i r cu i t s .  In  addition, each c e l l  may be indi- 
vidual ly  customized by c e l l  interconnections t o  become one of a 
va r i e ty  of building blocks, such as AND-OR gates, f l ip - f lops ,  etc, 
Nitr ide Passivation-The use of s i l i con  n i t r i d e  instead of s i l i con  
oxide as t h e  gate/channel insulat ing l aye r  resu l t ing  i n  low threshold 
voltages. The protect ive properties of n i t  r i de  passivation may 
make t h e  hermetic chip a r ea l i t y .  
~ o l y c e l -  ( Per Motorola Semiconductor company) Very s imilar  t o  
micromatrix, and geared more toward computer aided design-this i s  
a l so  cal led "Master S l ice"  o r  "DRAT' (~iscretionax-y Routed A r r a j r s ,  per 
Texas Instruments, Inc . ) . 
Si l icon  Gate-MOS technology using highly doped s i l i con  instead of 
aluminum f o r  t h e  gate  electrode -in fabr icat ion,  t h e  number of 
masking s teps  a r e  the  same a s  i n  conventional MOS but i n  etching 
the  oxide over t he  source and drain t h e  polycrystal l ine  s i l i eon  
ac t s  a s  a mask preventing t h e  gate  oxide frm being etched. This 
r e su l t s  i n  a precisely-formed, self-aligned gate.  Si l icon gate  
technology allows low thresholds compatible with bipolar deviees, 
higher component density, higher speed, and the  fabr icat ion of NOS 
and bipolar  devices on one chip. 
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